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ABSTRACT 18 
Highly crystalline organic thin films possess the charge carrier mobilities needed for 19 
high-performance, low-cost flexible electronics. However, only few reports exist that show the 20 
integration of these films into short-channel organic circuits. This work describes the 21 
integration of highly crystalline layers of the thermally and chemically fragile small molecule 22 
C8-BTBT. Thin films of this material are processed by a combination of zone-casting and 23 
homoepitaxial vacuum evaporation and display an average charge carrier mobility of 7.5 24 
cm2/Vs in long channel transistors. The integration of these films into a circuit technology 25 
based on a 5 µm channel-length bottom-gate bottom-contact transistor topology results in 26 
inverters with gains up to 40 as well as a robust 19-stage ring oscillator. This circuit requires 27 
the simultaneous operation of 80 TFTs and displays a stage delay of 40 µs, resulting in an 28 
operating frequency of 630 Hz at an operating voltage of 10 V. With the help of circuit 29 
modelling, we quantify the relationship between the speed of ring oscillators and the contact 30 
resistance of individual transistors. Indeed, the successful integration of highly-crystalline 31 
layers with high intrinsic mobility stresses the need for advances in contact engineering. 32 
1. INTRODUCTION 33 
Organic thin film transistors (TFTs) are widely studied as potential candidates for next 34 
generation flexible, large area electronics[1–5]. Especially their good p-type conductivity makes 35 
them a promising match with n-type-only metal-oxide TFTs for flexible integrated circuits[6,7]. 36 
Recent advances in molecular design and fabrication techniques have led to mobilities in the range 37 
of 10 cm2/Vs[8–12], similar to amorphous metal-oxide semiconductors such as indium-gallium-38 
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zinc-oxide (IGZO)[7,13]. Improved fabrication techniques typically target enhanced order in the 39 
organic thin films [10,12,14–19]. The resulting films display excellent crystallinity and high 40 
intrinsic charge carrier mobility. However, most of these efforts have utilized long channel 41 
transistors for electrical characterization in order to avoid adverse contact effects on the thin film 42 
mobility extraction[20,21]. Yet, as recently reminded by Klauk[22], the full exploitation of these 43 
highly performing thin films into devices operated at high frequency requires downscaling of the 44 
channel length. Only very few reports combine the benefits of highly crystalline thin films with the 45 
advantages of short channel lengths and demonstrate high frequency operation[23,24]. One major 46 
reason for this deficiency stems from the fragile nature of organic semiconductors, which are easily 47 
destroyed by conventional photolithography[25]. Although several orthogonal photoresist systems 48 
have been proposed to achieve photolithographic patterning of the fragile organic layer without 49 
degradation [23–29], these have seldom been demonstrated on highly crystalline thin films of 50 
organic semiconductors for circuit applications. 51 
Here, we developed a process flow to integrate highly crystalline organic thin films of C8-52 
BTBT. This material was chosen as a benchmark due to its commercial availability and its well-53 
studied properties, including high reported intrinsic charge carrier mobilities[12,30,31]. Moreover, 54 
C8-BTBT thin films are notoriously fragile, both chemically and thermally, making their integration 55 
a challenge which further validates our approach. The films are fabricated by our recently 56 
developed lateral homo-epitaxial growth method that combines zone-casting and evaporation in 57 
high-vacuum to deliver highly uniform thin films with cm-long single-crystalline domains[12]. 58 
These films are then patterned while retaining their morphology and electrical performance. We 59 
integrate these films in a fully patterned process flow, demonstrating working inverters and 19-stage 60 
ring oscillators. The inverters reached gains up to 40 with good yield and reproducibility. The ring 61 
oscillator achieved a stable operating frequency of 630 Hz at an operating voltage of 10 V, 62 
corresponding to a stage delay of 40 µs. We show that the frequency is limited by the contact 63 
resistance inherent to the system. 64 
2. EXPERIMENTAL SECTION 65 
2.1. Integration of highly crystalline organic thin films 66 
As detailed in the Results section, different types of substrates were used throughout this 67 
study. Prior to organic semiconductor layer growth, all substrates were cleaned sequentially in 68 
heated ultra-sonic baths of detergent, de-ionized water, acetone and isopropanol. After a 15’ 69 
UV/ozone treatment, the substrate surfaces were immediately modified with adequate self-70 
assembled monolayer treatment(s) that ensure proper wetting during zone-casting and passivates the 71 
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dielectric surface to ensure good electrical characteristics[32]. C8-BTBT (2,7-72 
Dioctyl[1]benzothieno[3,2-b][1]benzothiophene) was supplied by Sigma Aldrich and purified prior 73 
to usage in a tri-zone purification oven. Solutions were prepared in anhydrous heptane (from Sigma 74 
Aldrich, 99%). The solution coatings were performed using a home-built zone-casting setup as 75 
previously described[33]. All experiments were done at room temperature at a coating speed of 76 
20 µm/s. Afterwards, additional 50 nm C8-BTBT was thermally evaporated in an ultra-high vacuum 77 
chamber at a deposition rate of 0.2 Å/s and substrate temperature of 22°C to achieve a closed, 78 
highly crystalline thin film as previously described[12]. Subsequently, photolithographic patterning 79 
was done using a non-fluorinated, chemically amplified, i-line photoresist system[29]. Oxygen 80 
plasma reactive ion etching was used to remove the exposed organic thin film. The active area of 81 
the organic thin film is protected by the photoresist system during this step. Afterwards, the 82 
remaining photoresist is stripped from the sample. 83 
For easy electrical characterization of the thin films, we used common-bottom-gate/top-84 
contact transistors based on 3x3 cm highly doped silicon substrates with a 170-nm thick thermally 85 
grown SiO2, resulting in a capacitance of Ci = 20.3 nF/cm2 (see Figure S1a-f for schematic). After 86 
substrate cleaning, the SiO2 was modified by exposure to a vapor of phenethyl(trichloro)silane 87 
(PETS; from Sigma Aldrich, 98%) for 1h in a vacuum oven heated at 140°C. The C8-BTBT thin 88 
film was deposited as described in the previous section. Subsequently, source and drain contacts 89 
were deposited by vacuum evaporation through a shadow mask. For contacts, 6 nm 2,2’-90 
(perfluoronaphthalene-2,6-diylidene)dimalononitrile (F6-TCNNQ) and 50 nm gold were deposited 91 
at a deposition rate of 0.2 Å/s and 1 Å/s, respectively. The transistor channel width was 2035 µm, 92 
while the channel length varied between 200 µm and 40 µm. The channel was aligned in the coating 93 
direction, so that the initial zone-cast ribbons fully bridge the gap between the source and drain 94 
contacts. To ensure good electrical characteristics[20,21], the samples were annealed in a nitrogen-95 
filled glove box at a mild temperature of 50°C for 10 hours. Afterwards, the individual transistors 96 
were patterned by photolithography as described in the previous section. Reference devices were 97 
separated by scratching the organic film with a thin needle to create islands of similar shape as the 98 
islands defined by photolithography. A total of 320 TFTs were fabricated and measured per sample 99 
which includes 40 TFTs for each channel length. 100 
2.2. Integrated devices: transistor, inverters and ring oscillators 101 
Integrated devices were fabricated on 3x3 cm2 silicon substrates using a 102 
metal/insulator/metal stack defined by conventional photolithography[34] (see Figure S1g-l for 103 
schematic). After substrate cleaning, the gate electrode (2 nm Ti/ 100 nm Au) was thermally-104 
evaporated and patterned by lift-off. Afterwards, a 100-nm thick Al2O3 layer was deposited by 105 
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atomic layer deposition and serves as the gate dielectric with a capacitance of Ci = 80.3 nF/cm2. 106 
After patterning vias through the dielectric by wet-etching, the source and drain electrodes (5 nm 107 
MoOx/ 30 nm Au) were deposited and patterned by lift-off. The integrated transistor channel width 108 
was 420 µm, while the channel length varied between 100 µm and 2 µm. Channel lengths for all the 109 
transistors in inverters are 5 µm. The channel width for the inverters using the pseudo-CMOS 110 
diode-load design are T1: 155 µm, T2: 1474 µm, the pull-up and pull-down transistors have the same 111 
dimensions TPU=TPD: 1474 µm. In the pseudo-CMOS zero-VGS-load design the dimension of T1 and 112 
T2 are inversed. The same dimensions are used in the ring oscillators. After cleaning and UV ozone 113 
treatment of the substrates, we first treated the Au electrodes with 2,3,4,5,6-Pentafluorothiophenol 114 
(PFBT) (from Sigma Aldrich, 97%) to improve charge injection[35,36] and wetting behavior during 115 
zone-casting[32]. Afterwards, the Al2O3 dielectric was treated with n-Tetradecylphosphonic acid 116 
(from Sigma Aldrich, 97%). Finally, the organic thin film was deposited and patterned as 117 
previously described. The zone casting direction was aligned with the channel directions, so that the 118 
initial zone-cast ribbons fully bridge the gap between the source and drain contacts. A full 119 
description of the fabrication flow for the integrated devices and circuits is given in Table S1 in the 120 
Supporting Information. 121 
2.3. Morphology and electrical characterization 122 
Light microscope images were obtained using an Olympus AX70 microscope in reflected 123 
light. AFM studies were done with a Bruker dimension edge scanning probe in tapping mode. 124 
Electrical characterization of the individual TFTs and the inverters were done using an Agilent 125 
Agt1500 in dry air. Field-effect mobilities were evaluated in the saturation regime using the 126 
conventional transconductance analysis given by , = 	2/	1//

, where Ci 127 
is the gate capacitance per unit area. Threshold voltages are obtained by the intercept of the slope of 128 
the current ID1/2, taken at the region of the mobility plateau, with the gate voltage axis. Saturation 129 
measurements of the top-contact transistors were done on the common gate devices at a drain 130 
voltage of VD = -40 V while sweeping the gate voltage from VG = 10 V to VG = -40 V, while the 131 
bottom-contact transistors were measured a drain voltage of VD = -20 V while sweeping the gate 132 
voltage from VG = 20 V to VG = -20 V. Contact resistance measurements were done in the linear 133 
regime at a drain voltage of VD = -1 V. Electrical characterization of the ring oscillators were done 134 
using an Agilent 4156C in ambient air. The oscillation was measured using a picoprobe 34A from 135 
GGB Industries and an Agilent DSO6102A oscilloscope. The measurements were performed at 136 
VDD = 5 V and VSS = -VDD = -5 V. 137 
 138 
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3. RESULTS AND DISCUSSION 139 
3.1. Integration of highly crystalline organic thin films 140 
The patterning of the organic semiconductor is mandatory to ensure good electrical isolation 141 
and thereby avoid leakage currents that appear as high Off-currents in the TFT characteristics. First, 142 
we optimized the photolithographic patterning process of highly crystalline organic layers. We 143 
achieved patterned structures with very sharp edges that perfectly preserve the film morphology in 144 
the areas protected by the resist and entirely remove it in the unprotected areas (Figure 1a). The 145 
minimum feature size is around 3 µm as shown in Figure 1b and c. This means that we can pattern 146 
the C8-BTBT layer down to island sizes of few micrometer. This resolution is sufficient to integrate 147 
organic thin films into state of the art inverters and ring oscillators which only require 148 
semiconductor islands in the range of few tens of micrometer. 149 
 150 
 151 
Figure 1 Patterned C8-BTBT films. (a) AFM image of the edge of a large structure showing a sharp 152 
feature edge. (b) AFM image of the smallest patterned structure sizes. (c) Topography along the 153 
black line of (b) showing patterning line widths of 3 µm. Inset shows the molecular structure of C8-154 
BTBT. 155 
 156 
To investigate the impact of photolithographic patterning on the electrical performance of the 157 
highly-crystalline organic films, we fabricated bottom-gate/top-contact thin film transistors. The 158 
process flow of the fabrication is schematically shown in Figure S1a-f. After the deposition of the 159 
highly crystalline C8-BTBT organic thin film on the complete substrate using the lateral homo-160 
epitaxial growth method[12], we deposit the source and drain electrodes by vacuum evaporation 161 
through shadow masks (Figure S1b). Depositing the electrodes ensures an easy fabrication process, 162 
but limits the channel length of the transistor to 40 µm. The photoresist is then deposited, exposed 163 
and developed (Figure S1c, d). After the etching of the unprotected organic thin film layer and the 164 
subsequent stripping of the remaining photoresist (Figure S1e, f), we obtain individual transistors 165 
with photolithographically patterned organic thin film islands. In order to assess the influence of the 166 
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photolithographic steps on the electrical performance, reference samples were also fabricated in 167 
parallel but with organic thin film islands patterned by scratching with a thin needle. Note that 168 
depositing the electrodes before patterning the organic film ensures that the semiconductor-169 
electrode interface is not influenced by the patterning process. Moreover, this yields the best 170 
alignment precision since photomasks are aligned by a high-precision system while the shadow 171 
masks are aligned by hand. 172 
Figure 2 compares typical electrical characteristics of the photolithographically patterned thin 173 
film transistors with reference devices. We achieved almost identical average device performance 174 
for the samples that underwent the photolithographic patterning process as for the reference 175 
samples. The photolithographic patterning process is benign to the organic thin film, despite the 176 
high fragility of C8-BTBT thin films to processing conditions. For long channel length devices 177 
(L = 200 µm), we obtain well-behaved transfer characteristics with high on-off ratios (>107), on-set 178 
and threshold voltages around 0 V and -5V respectively and small hysteresis (Figure 2a). The 179 
effective mobility in the saturation regime shows a broad mobility plateau at 7.5 cm2/Vs over a 180 
large gate voltage range (Figure 2b), which indicates minimal non-linear contact effects and 181 
validates the use of gradual channel approximation for mobility extraction[20,21,37]. Upon 182 
decreasing channel lengths L, the effective mobility lowers down to 5 cm2/Vs at L = 40µm, due to 183 
the increased weight of contact resistance (Figure 1c). The evolution of effective mobility µeff with 184 
channel length is fit by: 185 
 μ =

 !	
#$/%
#
 (1) 186 
where µ int is the intrinsic mobility of the thin film semiconductor without detrimental contact 187 
effects, and L1/2 is the channel length below which contact resistance dominates over channel 188 
resistance[31,38,39]. The fit in Figure 2c delivers µ int = 8.1 cm2/Vs and L1/2 = 25 µm. This relation 189 
is also useful to extrapolate the effective mobility to channel lengths lower than what can be 190 
achieved in practice with shadow mask patterning: At channel lengths of 5 µm, we would only 191 
obtain effective mobilities of about 1.4 cm2/Vs.  192 
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 193 
Figure 2 Comparison of typical electrical characteristics for C8-BTBT films patterned by 194 
photolithography and scratched reference devices. No obvious difference is observed between 195 
lithographically patterned and reference devices. (a) Transfer curves in saturation and (b) the 196 
corresponding mobility versus gate voltage curves. (c) Extracted saturation mobility as a function of 197 
channel length. (d) Contact resistance RCW extracted by the transfer line method, reaching values 198 
around 5 kΩcm. Each data point in (c) and (d) corresponds to the average value and spread of the 199 
measured 40 devices for each channel length. 200 
 201 
The mobility drop in lower channel length and the relatively long L1/2 indicates that contact 202 
resistance affects the shortest devices despite the doped F6-TCNNQ interlayer between the organic 203 
semiconductor and the gold contact. The contact resistances is extracted using the transfer length 204 
method (Figure 2d). It is minimal (~5 kΩcm) at the highest gate voltage VG = -40V and then 205 
typically increases with smaller |VG|. These contact resistances values are among the lowest 206 
published for C8-BTBT[35,40,41]. Only very thin films might be able to further reduce the contact 207 
resistance for top-contact devices[42]. As for the transfer curves, the contact resistance remains 208 
unaffected by the patterning process: The photolithography does not cause damage to the 209 
semiconductor/electrode interface. As this patterning process preserves both the organic thin film 210 
and the contacts, then it also preserves the evolution of effective mobility with channel lengths in 211 
Figure 2c. The device to device reproducibility is excellent, enabling the integration of these 212 
devices into more complex circuits [43]. 213 
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3.2. Integrated transistors 214 
In this section, the optimized highly crystalline C8-BTBT thin films described so far are 215 
integrated into a circuit technology. The most straightforward integrated transistor topology is a 216 
bottom-gate/bottom-contact architecture whose metal/insulator/metal stack is patterned by 217 
photolithography prior to the deposition and patterning of the fragile organic thin film. This 218 
coplanar transistor architecture is far easier to fabricate, but it also usually results in inferior 219 
electrical characteristics when compared to the staggered architectures, due to its lower charge 220 
transfer area and its difficult doping of the contacts[44,45]. To somewhat alleviate these issues, we 221 
chose a combination of MoOx and Au for the source/drain electrodes as they have been shown to 222 
result in increased carrier injection for p-type semiconductors, leading to lower contact resistances, 223 
smaller threshold voltages and higher effective mobilities[40,46]. The simple fabrication of the 224 
bottom-gate-bottom contact topology enables high yield. For example, its past implementation with 225 
pentacene has already delivered fully operational, large and complex circuits (microprocessor with 226 
3381 OTFTs)[47]. This topology therefore remains a viable route for integration of circuits with 227 
large transistor count. 228 
Figure 3 shows the electrical characteristics of the fully photolithographically patterned 229 
bottom-gate/bottom-contact transistors with highly-crystalline organic semiconductor. We achieve a 230 
good switching behavior with high on-off ratios (>107) and onset voltages close to 0V in Figure 3a. 231 
The mobility curves in Fig. 3b for long (100 µm) and short (5 µm) channel devices can be directly 232 
compared to the mobility curves of the top contact device in Fig. 2b. This reveals a mobility loss 233 
and a deepening of the threshold. This performance loss upon integration and downscaling is a 234 
direct consequence of the higher contact resistance in the bottom-contact topology: it is about an 235 
order of magnitude higher than for the top-contact architecture (Figure 3d), reaching values of 236 
40 kΩcm at the highest gate voltage.  237 
Figure 3d also shows the channel resistance calculated for the intrinsic mobility of 238 
µ int = 7.5 cm2/Vs measured in the previous section. Thanks to this high mobility, the channel 239 
resistance of short channel bottom contact is well below the contact resistance. In consequence, 240 
downscaling these high-mobility devices only marginally improves the on-current of the transistors, 241 
as the total resistance of the transistor is fully dominated by the contact resistance. For example, 242 
scaling the channel length by a factor 20 in Figure 3a only brings a two-fold increase in on current. 243 
In consequence, the effective mobility extracted for these devices in Figure 3b using the standard 244 
gradual channel approximation model has a severe channel length dependence and does not show a 245 
clean broad plateau region above threshold. This model is ill-suited to fit transfer curves of contact 246 
dominated thin film transistors[20,21]. Yet, we fit in Figure 3c the channel dependence of the 247 
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effective mobility using Equation 1 with µ int = 4.7 cm2/Vs and L1/2 = 85 µm. As channels shorter 248 
than L1/2 are dominated by contact, this confirms that ~98% of the resistance of the 5 µm long 249 
channel is encountered at the contacts. Indeed, contact resistance takes a very high toll in 250 
downscaled transistors based on highly crystalline films with high mobility. Unfortunately, 251 
improving charge injection in the bottom contact configuration is a challenge as it is difficult to 252 
propose contact-doping strategies that do not contaminate the semiconductor-dielectric interface or 253 
perturb the film growth. 254 
 255 
Figure 3 Electrical results of fully integrated bottom-contact transistors. (a) Transfer curves in 256 
saturation and (b) the corresponding mobility versus gate voltage curves for short channel and long 257 
channel devices. The channel length only has a marginal influence on the current, as the device is 258 
severely contact limited. (c) Effective saturation mobility as a function of channel length. (d) 259 
Estimated contact resistance RCW as extracted from the TLM measurements, reaching values 260 
around 40 kΩcm for the bottom contact-devices. RCW is plotted as a function of charge density to 261 
allow comparison of the top and bottom contact topologies despite different insulators.  262 
 263 
3.3. Integrated inverters 264 
Despite the high price paid to contacts in individual transistors, we pursued their integration 265 
into circuits. Complex digital electronic circuits are usually built up from large amounts of logic 266 
gates, the simplest of which are inverters. The gain and noise margin extracted from inverter 267 
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characteristics are useful to quantify the robustness of the digital circuit to transistor parameter 268 
variations[43]. The two most common inverter designs in the literature are the zero-VGS-load and 269 
the diode-load. The advantage of the zero-VGS-load logic is its high noise margin and therefore 270 
large circuit robustness, but it requires normally-on devices, that is a positive onset-voltage Von in p-271 
type logic. The advantage of the diode-load logic is its superior operation speed, but it requires 272 
smaller variations during the fabrication process due to its smaller noise margin. To reduce the 273 
variations from the thin film fabrication flow, we are using our previously developed lateral homo-274 
epitaxial fabriation technique to fabricate highly crystalline thin films with small device-to-device 275 
variations (<10%)[12]. Moreover, we employ pseudo-CMOS logic as it shifts the trip voltage 276 
towards the middle of the supply rail. This guarantees a high gain and noise margin, hence a robust 277 
technology with higher noise immunity for realizing large scale digital circuits[7,48]. But it comes 278 
at the expense of a supplementary power supply rail; slower operation and a higher footprint. We 279 
fabricated both the pseudo-CMOS zero-VGS-load (Figure 4a) and pseudo-CMOS diode-load (Figure 280 
4d) inverters, and compare their electrical characteristics. As in our previous work[6], critical 281 
dimensions used for mimimal line widths, overlay accuracy, line seperation etc. are defined by the 282 
photolithographic patterning step and are chosen to be 5 µm. The channel lengths were therefore 283 
also chosen to be 5 µm for all the transistors employed in the inverters and ring oscillators. 284 
 285 
 286 
Figure 4 Inverter circuit design and measurements. (a) p-type pseudo-CMOS zero-VGS-load circuit 287 
design and (b) the measured inverter curves of this design. (d) p-type pseudo-CMOS diode-load 288 
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circuit design and (e) the measured inverter curves of this design. (c) Small-signal voltage gain and 289 
(f) noise margin of both inverter designs as a function of the supply voltage VDD. 290 
Figure 4b and e show the output voltage (VOUT) vs. input voltage (VIN) characteristics for both 291 
the pseudo-CMOS zero-VGS-load and pseudo-CMOS diode-load logic, respectively. Both designs 292 
show a good rail-to-rail voltage inversion with trip voltages close to the middle of the supply rail, 293 
especially for higher operating voltages VDD and VSS. Moreover, both designs already operate at low 294 
voltages VDD = 2.5V. This is especially remarkable considering the not so high capacitance of the 295 
gate dielectric and the low transistor threshold voltages. As expected, the pseudo-CMOS zero-VGS-296 
load design shows very steep switching from high to low output voltages. This results in small-297 
signal voltage gains up to 40 in Figure 4c. The small signal voltage gain is probably limited by the 298 
measurement resolution rather than its intrinsic performance, as we only measured at step sizes of 299 
0.25 V. This high gain combined with the trip voltage close to the middle of the power rail results in 300 
high noise margins up to 48% of VDD (Figure 4f), which is close to the maximum possible noise 301 
margin of 50%. The pseudo-CMOS diode-load design delivers gains that are one order of 302 
magnitude lower than their zero-VGS counterpart. Nevertheless, the trip voltage is also close to the 303 
middle of the supply rail and therefore this logic also achieves very good noise margins of up to 304 
29% of VDD. Note that using a pseudo-CMOS logic, the theoretical noise margin limit is only half of 305 
that of conventional logic. According to this definition, our relative noise margins are in fact only 306 
half as well, reaching values up to 24% and 14.5% of the supply voltage for the pseudo-CMOS 307 
zero-VGS and diode-load logic, respectively. 308 
3.4. Integrated circuits 309 
We used the same peudo-CMOS inverter structures in a 19-stage ring oscillator 310 
configuration. As schematically shown in Figure 5d, an additional inverter stage is added after the 311 
actual ring oscillator in order to reduce the load of the needle probe and therefore avoid influencing 312 
the oscillation speed. With 4 transistors per stage, the 19-stage ring oscillators uses a total of 80 313 
transistors. Note that most ring oscillators in the organic thin film transistor literature employ fewer 314 
stages and therefore fewer transistors. Indeed, large ring-oscillators are more difficult to produce as 315 
circuit yield decreases with increasing amount of stages[43]. Larger oscillators, however, constitute 316 
a better benchmark to evaluate the ability of an integrated technology to deliver larger circuits[49]. 317 
Figure 5a-c show optical images of a pseudo-CMOS diode-load ring oscillator structure. The zone 318 
casting was performed perpendicular to the fingers of the interdigitated source and drain electrodes. 319 
As seen previously[32], the bottom-contact electrodes have no influence on the film formation 320 
during the coating process: Continous single-crystalline ribbons of C8-BTBT completly bridge the 321 
channel between the interdigitated fingers. The darker flakes on top of the ribbons in Figure 5c are 322 
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due to non-eptixial grains that form during regrowth on top of the single crystalline ribbons and do 323 
not impact charge transport at the interface with the dielectric. Finally, these pictures also show that 324 
the photolithographic patterning of the organic thin film is clean, leaving no defects or residues. 325 
With the pseudo-CMOS diode-load design, we achieved a stable operation frequency around 326 
630 Hz, corresponding to a stage delay of 40 µs, at a voltage of VDD = 5 V, (Figure 5e). Like the 327 
inverters, the ring oscillator already shows stable operation at VDD = 2.5 V with an oscillating 328 
frequency of 180 Hz, corresponding to a stage delay of 140 µs. In the pseudo-CMOS design, the 329 
actual operating voltage is the difference between VDD and VSS, thus, for comparison with standard 330 
designs, the operating voltage of pseudo-CMOS ring oscillators is always twice the VDD. The 331 
pseudo-CMOS zero-VGS-load design resulted in operating frequencies of 20 Hz that do not 332 
significantly increase with increasing VDD. Although the inverters of this design show higher static 333 
performance in Figure 4c and f, the dynamic performance of the pseudo-CMOS zero-VGS-load logic 334 
is much lower due to the large capacitance at the output node. Moreover, the zero-VGS-load design 335 
requires normally on transistors (Von > 0V), but in our case, the transistors are normally off 336 
(Von < 0V) which further decreases the speed of the pseudo-CMOS zero-VGS-load logic. 337 
 338 
 339 
Figure 5 Fully patterned ring oscillators. (a), (b) bright field microscope images, (c) polarized light 340 
microscopy image. (d) Schematic of the measurement setup. (e) Measured signal output of the ring 341 
oscillator, resulting in an oscillating frequency of 630Hz. (f) Simulated dependency of the ring 342 
oscillator frequency on the intrinsic charge carrier mobility and contact resistance RCW. BGBC are 343 
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the bottom-gate/bottom-contact devices used in this study. BGTC shows what would be possible 344 
with the extracted contact resistance for bottom-gate/top-contact devices. 345 
 346 
While we were able to obtain well-behaved robust large-scale ring oscillators at low 347 
operating voltages, the resulting operating frequency remains an orders of magnitude lower than 348 
what has been previously achieved[34]. This is not necessarily expected, considering the high 349 
intrinsic mobility of our highly crystalline C8-BTBT thin films. The slower operation of our devices 350 
is partially due to the choice of the slower pseudo-CMOS design. The contact resistance also plays 351 
an important role in limiting the frequency. Indeed, when assuming a mobility of µ = 7.5 cm2/Vs 352 
and a threshold voltage of Vth = -1V, simple SPICE simulations predict operating frequencies 353 
around 65 kHz for the exact same geometry and operating voltages as our actual pseudo-CMOS 354 
diode load 19-stage ring oscillator. Hence, the real oscillator operates around 2 orders of magnitude 355 
slower than ideally expected. The simulation already takes all the geometric parasitics, e.g. due to 356 
the overlap capacitance, into account. Therefore, the main cause for lower oscillating frequency is 357 
the lower effective mobility due to contact resistance. The effective mobility can be calculated from 358 
the intrinsic mobility µ int and the contact resistance Rc by: 359 
  = &
 
 !
'
# ()*+	,-.,/.,01
 (2) 360 
where Ci is the gate-dielectric capacitance, Vth is the threshold voltage and VG and VDS are the 361 
applied gate and drain voltage, respectively[50]. During ring-oscillator operation, the T1 transistor 362 
with W/L = 155 µm/5 µm is the speed-defining device. It approximately reaches its highest current 363 
when biased with VG = VDD and VDS = VDD/2. Using Equation 2, the effective mobility of that device 364 
is in the range of µeff = 0.075 cm2/Vs, that is 2 orders of magnitude smaller than the mobility of the 365 
long channel, top-contact devices in Figure 2b. Similar observations were already seen in the single 366 
transistor bottom-contact devices. Clearly, this reduced effective mobility of the bottom-367 
gate/bottom-contact integrated transistors is responsible for the rather slow ring oscillator operation. 368 
To achieve higher operating frequencies with the same geometry, one would have to significantly 369 
reduce the contact resistance by e.g. moving to a staggered transistor architecture, which poses 370 
serious integration challenges. 371 
We further elaborated the SPICE model of the pseudo-CMOS diode load 19-stage ring 372 
oscillator in order to fully assess the impact of contact resistance on circuit operation. In the model, 373 
we added additional resistors to every transistor to simulate the effect of contact resistance. The 374 
simulation, shown in Figure 5f, further confirms that the operating frequency is criticially 375 
dependent on the contact resistance. Two regions of operation are shown in the figure, separated by 376 
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a threshold contact resistance value. Below threshold, at very low contact resistance (e.g. RcW ~ 377 
1 Ωcm), the contact resistance is still small compared to the channel resistance and frequency shows 378 
a slow linear decrease with RcW. Also, in this plateau region, the frequency scales linearly with the 379 
intrinsic charge carrier mobility of the thin film µ int, as expected from theory. Above the threshold, 380 
however, the operating freqency exponentially decreases with increasing contact resistances 381 
resulting in a very sharp circuit speed drop. The value of the threshold becomes lower as the 382 
intrinsic mobility increases, since devices using higher mobility thin films are more sensitive to 383 
contact effects. For example, in an oscillator based on a semiconductor with µ int = 10 cm2/Vs, the 384 
expontential loss of frequency starts from RcW = 100 Ωcm onwards. As a result, all frequency vs. 385 
contact resistance characteristics fall onto each other once the contact resistance reaches typical 386 
values observed in integrated organic thin film transistor of a few kΩcm[31]. Hence, the intrinsic 387 
mobility of the organic semiconductor film has only a marginal effect on the expected ring 388 
oscillator frequency. The simulation of our ring oscillator predicts a frequency around 500 Hz for 389 
the contact resistance extracted for our bottom-contact devices (RcW = 40 kΩcm at VG = -VDD). This 390 
fits very well the actual measured value of 630 Hz (plain star symbol in Figure 5f).  391 
As seen in the comparison between the transfer length measurements of staggered and 392 
coplanar (Figure 3d) transistor topologies, the integration of a bottom-gate/top-contact transistor 393 
could reduce the contact resistance by about an order of magnitude and therefore increase the 394 
operating frequency by a similar factor, provided that capacitive coupling between gate and 395 
source/drain electrodes is maintained at the same level (hollow star symbol in Figure 5f). Even such 396 
contact resistance in the range of few kΩcm remains too high to take advantage of the enhanced 397 
mobility of highly crystalline organic semiconductor films. In reality, exploiting the full potential of 398 
these films would require contact resistance values smaller than 100 Ωcm, which is in the range of 399 
the best values published in the field for simple, non-integrated devices[17,20]. Clearly, high-400 
mobility semiconductors do not present a clear gain for integrated circuit applications, unless they 401 
are accompanied by improvements in charge injection and extraction between the source/drain 402 
electrodes and the semiconductor film[22].  403 
This analysis is based on transistors with 5 µm channel lengths. Moving to smaller channel 404 
lengths puts even stronger requirements on the contact resistance as this shifts the contact resistance 405 
threshold to exponential frequency loss towards lower and lower values (see Figure S2). Even with 406 
record contact resistances of a few tens of Ωcm, the speed gain conferred by smaller channel 407 
lengths is negligible. Figure S2 nevertheless reveals that the operating frequency still increases in 408 
the same proportion as the channel length decreases. This frequency gain is solely due to the lower 409 
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parasitic capacitances in the downscaled architecture, since in our model, all transistor dimensions 410 
are scaled with the same proportions. 411 
 412 
4. SUMMARY 413 
In this work, we discussed the integration of highly-crystalline, high-performance thin films 414 
of an organic semiconductor, C8-BTBT, into simple logic gates and circuits. The C8-BTBT is 415 
processed by zone-casting followed by an homoepitaxial regrowth by vacuum evaporation, which 416 
delivers high quality thin films with mm-long single crystal domains and an intrinsic charge carrier 417 
mobility of 7.5 cm2/Vs. The patterning of such films using an orthogonal photolithography process 418 
is well-suited for integration since it results in sharp patterns with no damage to the film 419 
morphology or its electrical performance. We therefore fabricated organic transistors, inverters and 420 
ring oscillators based on a bottom-gate/bottom-contact architecture with a channel length of 5 µm.  421 
This integration inevitably leads to an elevation in contact resistance (in the range of 422 
40 kΩcm) and a corollary loss in effective mobility down to 0.1 cm2/Vs. Nevertheless, thanks to the 423 
pseudo-CMOS architecture, the inverters show well-behaved voltage curves with full rail-to-rail 424 
switching, small-signal gains as high as 40 and noise margins close to the theoretical optimum. 425 
Furthermore, we successfully fabricated 19-stage ring oscillators based on 80 transistors with the 426 
photolithographically patterned highly crystalline C8-BTBT film. The oscillators reach frequencies 427 
around 600 Hz, corresponding to a stage delay of 40 µs, at a supply voltage of VDD = -VSS = 5V. Our 428 
circuit simulations clearly show that the contact resistance is the limiting factor in the ring 429 
oscillators and cancel the gains expected from the use of a high-performance semiconductor film. 430 
Any effort aiming at the integration of OTFTs necessitates to match improvements in charge carrier 431 
mobility of the semiconductor with improvements in the contact resistance of transistors. No gain 432 
will be obtained from a mobility improvement only. 433 
 434 
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